

**AMENDMENTS**

Please amend the above-referenced application as follows:

**IN THE TITLE:**

Please substitute the following clean-text title for the pending title.

AN APPARATUS AND METHOD FOR PERFORMING SINGLE-  
INSTRUCTION MULTIPLE-DATA INSTRUCTIONS

**IN THE SPECIFICATION:**

Please substitute the clean-copy specification as found in Appendix B for the pending specification. Appendix C contains an annotated version of the specification and the abstract.

**IN THE CLAIMS:**

Please substitute the following clean-copy text for the pending claim of the same number. Appendix A contains an annotated version of the claims.

- At Sub C1
- 1            1.        (Amended)    An apparatus for performing single-instruction multiple-  
2 data instructions using a single multiply-accumulate (MAC) unit, comprising:  
3            a MAC unit configured to generate a data result, the data result having a first  
4 half and a second half;  
5            a register communicatively coupled to the multiply-accumulate unit, the  
6 register configured to store the first half of the data result; and  
7            a miscellaneous-logic unit configured to initiate the release of the first half of  
8 the data result from the register to synchronize the first half of the data result with the  
9 second half of the data result.
- 10           2.        (Amended)    The apparatus of claim 1, wherein said MAC unit  
11 generates the first half of the data result before the second half of the data result.

Cont  
At CI  
1 3. (Amended) The apparatus of claim 2, further comprising:  
2 a register file configured to receive the first half of the data result substantially  
3 concurrently with the second half of the data result.

1 4. (Amended) The apparatus of claim 3, wherein said miscellaneous-  
2 logic unit generates an exception result when said miscellaneous-logic unit determines  
3 the first half of the data result is erroneous.

1 5. (Amended) The apparatus of claim 4, wherein said miscellaneous-  
2 logic unit is configured to initiate the release of one of the first half of the data result  
3 stored in said register or initiate the release of the exception result.

1 6. (Amended) A method for performing single-instruction multiple-  
2 data instructions using a single multiply-accumulate unit , comprising:  
3 providing a multiply-accumulate unit configured to generate a first half of a  
4 data result and a second half of a data result;  
5 applying the first half of the data result at an input of a register;  
6 using a miscellaneous-logic unit to generate an exception result; and  
7 applying the first half of the data result and the second half of the data result at  
8 an input of a buffer when the miscellaneous-logic unit determines that the first half of  
9 the data result and the second half of the data result are valid, otherwise applying an  
10 exception result at the input of the buffer when the miscellaneous-logic unit  
11 determines that the first half of the data result and the second half of the data result are  
12 invalid.

1 7. (Amended) The method of claim 6, further comprising:  
2 latching a first operand into said MAC unit; and  
3 latching a second operand into said MAC unit.

1 8. (Amended) The method of claim 7, further comprising:  
2 generating the first half of the data result from the first operand; and  
3 generating the second half of the data result from the second operand.

At  
cut  
ct

1           9.     (Amended)   The method of claim 8, further comprising:  
2           latching the first half of the data result in a miscellaneous logic unit; and  
3           latching the second half of the data result in the miscellaneous logic unit.

1           10.    (Amended)   The method of claim 9, further comprising:  
2           generating the exception result from the first half of the data result and the  
3           second half of the data result.

1           11.    (Amended)   An apparatus for performing single-instruction multiple-  
2           data instructions, comprising:  
3           means for generating a first data result responsive to a first operand;  
4           means for storing the first data result;  
5           means for generating a second data result responsive to a second operand;  
6           means for generating an exception result responsive to the first and second  
7           data results;  
8           means for forwarding the first data result and the second data result to a buffer  
9           when the exception result indicates that the first data result and the second data result  
10          are valid; and  
11          means for communicating the exception to the buffer when the means for  
12          forwarding indicates that the first and second data results are invalid.

1           12.    (Amended)   The apparatus of claim 11, further comprising:  
2           means for storing the first operand; and  
3           means for storing the second operand.

Please cancel claims 13, 14, and 15 without prejudice , waiver, or disclaimer.